- 您现在的位置：买卖IC网 > Sheet目录1220 > IP-SDRAM/DDR2 (Altera)IP DDR2 SDRAM CONTROLLER
3–30
Chapter 3: Functional Description
Interfaces & Signals
Table 3–8. Local Interface Signals (Part 2 of 2)
Signal Name
local_size[]
local_wdata[]
local_write_req
local_init_done
local_rdata[]
local_rdata_valid
local_rdvalid_in_n
local_ready
local_refresh_ack
local_wdata_req
Direction
Input
Input
Input
Output
Output
Output
Output
Output
Output
Output
Description
The burst size of the requested access, which is encoded as a binary number.
The controller supports maximum local burst lengths of 1, 2, or 4, for DDR
SDRAM; and 2 for DDR2 SDRAM.
You may request any size up to the maximum burst length, so for example if
you chose a memory burst length of 8, the local burst size is 4 and you may
request local bursts of length 1, 2, 3 or 4. Similarly, if you chose a memory
burst length of 4, the local burst length is 2 and you may request local bursts
of length 1 or 2.
If you chose a memory burst length of 2 (local burst length of 1), the
local_size[] port is tied to 1 and is not visible on the controller interface.
For all other memory burst lengths, local_size is available.
Write data bus. The width of local_wdata is twice that of the memory data
bus.
Write request signal.
Memory initialization complete signal, which is asserted once the controller
has completed its initialization of the memory. Read and write requests are still
accepted before local_init_done is asserted, however they are not
issued to the memory until it is safe to do so.
Read data bus. The width of local_rdata is twice that of the memory data
bus.
Read data valid signal. The local_rdata_valid signal indicates that
valid data is present on the read data bus. The timing of
local_rdata_valid is automatically adjusted to cope with your choice
of resynchronization and pipelining options.
An early version of the read data valid signal which appears three cycles before
it. Not present in Avalon-MM mode.
The local_ready signal indicates that the DDR or DDR2 SDRAM
controller is ready to accept request signals. If local_ready is asserted in
the clock cycle that a read or write request is asserted, that request has been
accepted. The local_ready signal is deasserted to indicate that the DDR
or DDR2 SDRAM controller cannot accept any more requests.
Refresh request acknowledge, which is asserted for one clock cycle every time
a refresh is issued. Even if the User Controlled Refresh option is not selected,
local_refresh_ack still indicates to the local interface that the
controller has just issued a refresh command.
Write data request signal, which indicates to the local interface that it should
present valid write data on the next clock edge. Not present in Avalon-MM
mode.
Table 3–9. DDR & DDR2 SDRAM Interface Signals (Part 1 of 2)
Signal Name
ddr_dq[]
ddr_dqs[]
Direction
Bidirectional
Bidirectional
Description
Memory data bus. This bus is half the width of the local read and write data
busses.
Memory data strobe signal, which writes data into the DDR or DDR2 SDRAM and
captures read data into the Altera device.
? March 2009 Altera Corporation
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
IP-SLITE2
IP SERIALLITE II
IP-SRAM/QDRII
IP QDRII SRAM CONTROLLER
IP-VITERBI/SS
IP VITERBI LOW-SPEED
IP4220CZ6,125
IC USB DUAL ESD PROTECT 6TSOP
IPA-66-1-600-10.0-A-01-T
CIRC BRKR 10A 2POLE SCREW TERM
IPR-CSC
IP COLOR SPACE CONVERTER RENEW
IPR-ED8B10B
IP 8B10B ENCODER/DECODER RENEW
IPS-VIDEO
IP VIDEO/IMAGE PROCESSING SUITE
相关代理商/技术参数
IP-SDRAM/DDR3
功能描述:开发软件 DDR3 SDRAM Control MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/HPDDR
功能描述:开发软件 DDR SDRAM Control MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/HPDDR2
功能描述:开发软件 DDR2 SDRAM Control MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/LPDDR2
功能描述:开发软件 DDR2 SDRAM Control MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPSE.4.33SM600
制造商:Banner Engineering 功能描述:FIBER IPSE.4.33SM600 GLASS FIBER (MIN ORDER 50)
IPSE.4.62SM600
制造商:Banner Engineering 功能描述:FIBER IPSE.4.62SM600 GLASS FIBER (MIN ORDER 50)
IPS-EMBEDDED
功能描述:开发软件 Embedded IP Suite MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPS-EVAL-EH-01
功能描述:ENERGY HARVESTING BOARD RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:THINERGY® 标准包装:1 系列:- 主要目的:数字电位器 嵌入式:- 已用 IC / 零件:AD5258 主要属性:- 次要属性:- 已供物品:板 相关产品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP